Silicon Labs /EFR32ZG23B010F512IM48 /LCD_NS /DISPCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DISPCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (STATIC)MUX0 (TYPEB)WAVE 0 (DISABLE)CHGRDST 0 (STATIC)BIAS

BIAS=STATIC, WAVE=TYPEB, CHGRDST=DISABLE, MUX=STATIC

Description

No Description

Fields

MUX

Mux Configuration

0 (STATIC): Static

1 (DUPLEX): Duplex

2 (TRIPLEX): Triplex

3 (QUADRUPLEX): Quadruplex

WAVE

Waveform Selection

0 (TYPEB): Type B waveform

1 (TYPEA): Type A waveform

CHGRDST

Charge Redistribution Cycles

0 (DISABLE): Disable charge redistribution.

1 (ONE): Use 1 prescaled low frequency clock cycle for charge redistribution.

2 (TWO): Use 2 prescaled low frequency clock cycles for charge redistribution.

3 (THREE): Use 3 prescaled low frequency clock cycles for charge redistribution.

4 (FOUR): Use 4 prescaled low frequency clock cycles for charge redistribution.

BIAS

Bias Configuration

0 (STATIC): Static

1 (ONEHALF): 1/2 Bias

2 (ONETHIRD): 1/3 Bias

3 (ONEFOURTH): 1/4 Bias

Links

()